

Report

Report not available


Groups Report

Tasks

- Early Pin Planning
 - Early Pin Planning
 - Run I/O Assignm
 - Export Pin Assign
- Pin Finder...
- Highlight Pins
 - I/O Banks
 - VREF Groups
 - Edges
- Clock Pins
 - Clock

Top View - Wire Bond

Cyclone IV E - EP4CE22F17C6



Pin Legend

Symbol	Pin Type
○	User I/O
●	User assi...
●	Fitter assi...
●	Unbonde...
●	Reserved ...
○	Other co...
○	DEV_OE
○	DEV_CLR
○	DIFF_n
○	DIFF_p
○	DQ
○	DQS
○	CLK_n
○	CLK_p
○	Other PLL
○	Other du...
○	MSEL0
○	MSEL1
○	MSEL2
○	CONF_D...
○	nCE
○	nCONFIG
○	TDI
○	TCK
○	TMS
○	TDO
○	nSTATUS


Named: * Edit:

Node Name	Direction	Location	I/O Bank	/REF Group	tter Locatic	'O Standar	Reserved	rent Stren	Slew Rate	fferential P	ct Preserva
CLOCK_50	Input	PIN_R8	3	B3_NO	PIN_R8	3.3-...VTTL		8mA ...ult)			
KEY[1]	Input	PIN_E1	1	B1_NO	PIN_E1	3.3-...VTTL		8mA ...ult)			
KEY[0]	Input	PIN_J15	5	B5_NO	PIN_J15	3.3-...VTTL		8mA ...ult)			
LED[7]	Output	PIN_L3	2	B2_NO	PIN_L3	3.3-...VTTL		8mA ...ult)	2 (default)		
LED[6]	Output	PIN_B1	1	B1_NO	PIN_B1	3.3-...VTTL		8mA ...ult)	2 (default)		
LED[5]	Output	PIN_F3	1	B1_NO	PIN_F3	3.3-...VTTL		8mA ...ult)	2 (default)		
LED[4]	Output	PIN_D1	1	B1_NO	PIN_D1	3.3-...VTTL		8mA ...ult)	2 (default)		
LED[3]	Output	PIN_A11	7	B7_NO	PIN_A11	3.3-...VTTL		8mA ...ult)	2 (default)		
LED[2]	Output	PIN_B13	7	B7_NO	PIN_B13	3.3-...VTTL		8mA ...ult)	2 (default)		
LED[1]	Output	PIN_A13	7	B7_NO	PIN_A13	3.3-...VTTL		8mA ...ult)	2 (default)		
LED[0]	Output	PIN_A15	7	B7_NO	PIN_A15	3.3-...VTTL		8mA ...ult)	2 (default)		
<<new node>>											

Filter: Pins: all

Top View - Wire Bond

Cyclone IV E - EP4CE22F17C6



Legend:

- | | |
|-----------------------|---------------------|
| ○ User I/O | ● User assigned I/O |
| ● Fitter assigned I/O | ○ Unbonded pad |
| ● Reserved pin | ○ Other configurat |
| ○ DEV OE | ○ DEV CLR |
| ○ DIFF n | ○ DIFF n |
| ○ DO | ○ DOS |
| ○ CLK n | ○ CLK n |
| ○ Other PLL | ○ Other dual purpos |
| ○ MSEL0 | ○ MSEL1 |
| ○ MSEL2 | ○ CONF DONE |
| ○ nCF | ○ nCONFIG |
| ○ TDI | ○ TCK |
| ○ TMS | ○ TDO |
| ○ nSTATUS | ○ VREF |
| ○ VCCP/VCCR/VCC1 | ○ VCCA |
| ○ VCCINT | ○ VCCIO |
| ○ GND | ○ GNDA PLL |

Node Name	Customize Columns...	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
CLOCK_50		Input	PIN_R8	3	B3_NO	PIN_R8	3.3-V LVTTL		8mA (default)			
KEY[1]		Input	PIN_E1	1	B1_NO	PIN_E1	3.3-V LVTTL		8mA (default)			
KEY[0]		Input	PIN_J15	5	B5_NO	PIN_J15	3.3-V LVTTL		8mA (default)			
LED[7]		Output	PIN_L3	2	B2_NO	PIN_L3	3.3-V LVTTL		8mA (default)	2 (default)		
LED[6]		Output	PIN_B1	1	B1_NO	PIN_B1	3.3-V LVTTL		8mA (default)	2 (default)		
LED[5]		Output	PIN_F3	1	B1_NO	PIN_F3	3.3-V LVTTL		8mA (default)	2 (default)		
LED[4]		Output	PIN_D1	1	B1_NO	PIN_D1	3.3-V LVTTL		8mA (default)	2 (default)		
LED[3]		Output	PIN_A11	7	B7_NO	PIN_A11	3.3-V LVTTL		8mA (default)	2 (default)		
LED[2]		Output	PIN_B13	7	B7_NO	PIN_B13	3.3-V LVTTL		8mA (default)	2 (default)		
LED[1]		Output	PIN_A13	7	B7_NO	PIN_A13	3.3-V LVTTL		8mA (default)	2 (default)		
LED[0]		Output	PIN_A15	7	B7_NO	PIN_A15	3.3-V LVTTL		8mA (default)	2 (default)		
<<new node>>												